Welcome![Sign In][Sign Up]
Location:
Search - Verilog SPI

Search list

[Compress-Decompress algrithmsmasterspiverilog

Description: spi总线控制器的fpga实现 verilog源代码及测试-spi bus controller realize the FPGA Verilog source code and test
Platform: | Size: 180224 | Author: sang | Hits:

[Linux-Unixspi_coolrunner_ver3

Description: a verilog prigram for SPI -a verilog prigram for SPI
Platform: | Size: 147456 | Author: heyong | Hits:

[VHDL-FPGA-Verilogconfig_dac

Description: Verilog实现 spi接口的FPGA实现 通过仿真,修改后即可应用-Verilog realize spi interface FPGA to achieve through the simulation, the application can be modified
Platform: | Size: 274432 | Author: 强冰 | Hits:

[Embeded-SCM Developadapter

Description: 用Verilog 实现将比特流数据转化为SPI协议数据的适配器-Verilog will be used to achieve bit-stream data into SPI protocol data adapter
Platform: | Size: 90112 | Author: zhbch | Hits:

[Windows CEwince+spi

Description: verilog vcspi file with testbench
Platform: | Size: 1944576 | Author: xgh | Hits:

[VHDL-FPGA-VerilogSPI_AT45DB041B

Description: 用verilog编写的SPI程序,SPI芯片是AT45DB041B.文件内包含程序仿真时的截图.包括read和wirte.-SPI prepared using Verilog procedures, SPI chip AT45DB041B. Document contains procedures for simulation screenshot. Including read and wirte.
Platform: | Size: 77824 | Author: 温海龙 | Hits:

[VHDL-FPGA-VerilogSPIsend

Description: Verilog HDL的程式,上網找到SPI程式, vspi.v這程式相當好用可用來接收與傳送SPI,並且寫了一個傳輸信號測試,spidatasent.v這程式就是傳送的資料,分別為00 66... 01 77...... 02 55這樣的資料,並透過MAX+PULS II軟體進行模擬,而最外層的程式是test_createspi.v!-Verilog HDL programs, Internet find SPI program, vspi.v this very useful program can be used to receive and send SPI, and wrote a transmission signal test, spidatasent.v this program is to send the information, namely, 00 66 ... 01 77 ...... 02 55 This information, and through the MAX+ PULS II software simulation, while the outermost layer of the program are test_createspi.v!
Platform: | Size: 145408 | Author: Rick | Hits:

[SCMspi

Description: 三线spi接口,用verilog实现,作为一个模块,可以接收并行数据,然后串行发送-Three Line spi interface, using Verilog implementation, as a module, can receive parallel data, and then send the serial
Platform: | Size: 1024 | Author: 郭文豹 | Hits:

[Embeded-SCM DevelopSPI_interface.ZIP

Description: SPI接口代码,非常精简,verilog版本。-SPI interface code, very streamlined, verilog version.
Platform: | Size: 7168 | Author: ice | Hits:

[Communication-Mobilespi_burst

Description: Verilog block SPI for Burst R/W Operation
Platform: | Size: 5120 | Author: 苗淼 | Hits:

[VHDL-FPGA-VerilogSPI_verilog_mycode

Description: 基于Verilog HDL的SPI代码,可在FPGA上实现SPI接口,请大家参考-Verilog HDL based on the SPI code, implementation in FPGA on SPI interface, please refer to
Platform: | Size: 1024 | Author: treefan.liang | Hits:

[Otherspi2parallel

Description: SPI to parallel verilog source code
Platform: | Size: 2048 | Author: kdlee | Hits:

[Embeded-SCM Developspi_op_core

Description: SPI协议的Verilog编程,包括时钟的产生模块,控制模块等-Verilog programming SPI protocol, including the selection of the clock module, control module, etc.
Platform: | Size: 82944 | Author: zhangyi | Hits:

[VHDL-FPGA-Verilog43680540SPI_Core

Description: Verilog for SPI Core source code
Platform: | Size: 14336 | Author: J.M Yang | Hits:

[VHDL-FPGA-VerilogVerilogHDL

Description: 讲解非常好的Verilog hdl 教材-Explain the very good teaching Verilog hdl
Platform: | Size: 4168704 | Author: wxd | Hits:

[VHDL-FPGA-VerilogFPGA_SPI_Trans

Description: FPGA模拟SPI与MSP430通讯Verilog程序-A verilog program of fpga talks to mcu msp430 using spi
Platform: | Size: 1024 | Author: 卢山 | Hits:

[VHDL-FPGA-VerilogSPI_Wishbone_Controller

Description: FPGA SPI总线硬件描述语言Verilog下的实现-FPGA SPI bus under the Verilog hardware description language to achieve
Platform: | Size: 199680 | Author: deng | Hits:

[VHDL-FPGA-VerilogChapter-6

Description: 用Verilog编写的SPI协议包括了最基本的协议和功能,并通过测试。本SPI是主。-SPI using Verilog written agreement includes the most basic protocols and functions, and passing a test. The SPI is the main.
Platform: | Size: 485376 | Author: 张跃平 | Hits:

[MPIspi_verilog

Description: 实现SPI MASTER功能,并有仿真代码和仿真结果。-To achieve SPI MASTER function, and a simulation code and simulation results.
Platform: | Size: 45056 | Author: davi_insist | Hits:

[Otherrtl

Description: SPI verilog RTL code
Platform: | Size: 5120 | Author: china | Hits:
« 1 2 34 5 6 7 8 9 10 ... 19 »

CodeBus www.codebus.net